## **AMENDMENTS TO THE CLAIMS**

Please add new claim 27 as follows:

- 1-17. (Cancelled)
- 18. (Previously Presented) An arbitration circuit for a computer system, the arbitration circuit adapted to couple with a plurality of slave devices having transactions queued for execution, the arbitration circuit further adapted to signal any of the plurality of slave devices to reorder their transactions without signaling a microprocessor of the computer system.
- 19. (Previously Presented) A computer-implemented method for reordering transactions, the method comprising:

receiving and queuing within a slave device a plurality of transactions for execution; and signaling the slave device to reorder its transactions without signaling a microprocessor of the computer system that the transactions are being reordered.

20-26. (Cancelled)

- 27. (New) An arbiter apparatus comprising:
  - an address arbitration circuit for receiving bus request signals from multiple master

    devices and in response thereto generating address bus grant signals for the

    master devices;
  - master devices, and multiple slave queues, each one corresponding to one of multiple slave devices each having a transaction queue, the queuing structure receiving the bus grant signals and receiving respective slave acknowledge

signals from respective slave devices, wherein each time an address bus grant is issued a record is entered in the queuing structure, the record comprising a first entry in a master queue identified by the address bus grant signals, the first entry identifying a target slave device in accordance with the slave acknowledge signals, and a second entry in a slave queue identified by the slave acknowledge signals, the second entry identifying an originating master device in accordance with the address bus grant signals;

match bits identifying selected records the first entry of which is at the head of a master queue, wherein said selected records include all records within the queuing structure the first entry of which is at the head of a master queue, and wherein the match bits partially identify said selected records, entries at the head of the master queues being used in combination with the match bits to uniquely identify the selected records, and wherein the matching circuit is responsive to read-ready signals from the slave devices for producing read-ready bits in one-to-one correspondence with the match bits, and wherein the matching circuit produces a match bit and a read-ready bit for each queue location of the slave device transaction queues; and

a data arbitration circuit responsive to the match bits and to queue entries from the

queuing structure for generating data bus grant signals for the master devices and

for generating for each slave device a multibit signal which when active identifies

a transaction within the transaction queue of the slave device, wherein the data

arbitration circuit produces a signal bit for each queue location of the slave device transaction queues.